

NISIN

触摸显示模组产品规格承认书

Display Module Specifications for Approval

客户: 客户型号:			NS430QH3003AZ01		
批准 APPROVED	审核 CHECKED	拟制 DESIGNED	批准 APPROVED	审核 CHECKED	拟制 DESIGNED



修改记录

日期	版本	修改内容	页数	拟制
2022-12-06	V00	初版发行	所有	

目录

1.产品规格 (Product Specifications)	4
2.产品图纸 (Product Drawings)	5
3.接口定义 (The Interface Definition)	6
4.电性特性 (Electrical Characteristics)	8
5. 可靠性实验测试 (Reliability Test Conditions And Methods)	16
6. 光电参数 (Optical Characteristics)	18
7.检验标准 (Inspection standard)	19
8.模组使用注意事项 (Precautions for Use of LCD Modules)	22

1.产品规格 (Product Specifications)

面板类型 (Panel Type)	TFT LCD
面板尺寸 (Panel Size)	4.3 inch
显示类型 (Display Type)	Normal Black
分辨率 (Resolution)	540 (RGB) x 1200 (dot)
显示点间距 (Dot Pitch)	0.0281mm X 0.0843mm
显示色彩 (color)	16.7M
视角 (View Angle)	U/D/L/R: 80/80/80/80
显示驱动 IC (Display Driver IC)	ST7703
接口类型 (Interface Type)	MIPI
触摸类型 (TP Type)	I2C
触摸 IC (TP IC)	CST328
外形尺寸 (Dimensions)	52.46(H) X 115.16 (V) X 2.87(T) (mm)
显示区尺寸 (Display area)	44.87x 99.72 (mm)
模组亮度 (Module Brightness)	550cd/m ²
触摸点数 Touch points	5
触摸按键 Touch Key Number	0
触摸屏固件版本	Version:

3. 接口定义 (The Interface Definition)

见 CAD 图纸

4. 电性特性 (Electrical Characteristics)

7. Electrical Characteristics

7.1 Absolute maximum ratings

Item	Symbol	Unit	Spec.		
			Min.	Typ.	Max.
Power Supply Voltage 1	IOVCC~VSSD	V	-0.3	-	+5.5
Power Supply Voltage 2	VCI ~ VSSA	V	-0.3	-	+6.6
Power Supply Voltage 3	VSP ~ VSSA	V	-0.3	-	+6.6
Power Supply Voltage 4	VSSA ~ VSN	V	-0.3	-	+6.6
Power Supply Voltage 5	VGH ~ VGL	V	-0.3	-	+35
Logic Input Voltage	V _{IN}	V	-0.3	-	IOVCC+0.3
Logic Output Voltage	V _O	V	-0.3	-	IOVCC+0.3
Differential Input Voltage	DSI_CP/DSI_CN DSI_D0P/DSI_D0P, DSI_D1P/DSI_D1N	V	-0.3	-	2.0
Operating Temperature	T _{opr}	°C	-40	-	+85
Storage Temperature	T _{stg}	°C	-55	-	+110

Table 7.1: Absolute Maximum Ratings

7.2 DC characteristics

7.2.1 Basic Characteristics

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
Power & Operating Voltages						
Logic Operating voltage	IOVCC	I/O supply voltage	1.65	1.8	2.0	V
Analog Operating voltage	VCI	Operation voltage	2.5	-	6.2	
Input / Output						
Logic High level input voltage	VIH	-	0.7IOVCC	-	IOVCC	V
Logic Low level input voltage	VIL	-	VSSD	-	0.3IOVCC	
Logic High level output voltage	VOH	IOH = -1.0mA	0.8IOVCC	-	IOVCC	
Logic Low level output voltage	VOL	IOL = +1.0mA	VSSD	-	0.2IOVCC	μA
Input leakage current	IIL	-	-1	-	1	
DC/DC Converter Operation						
VSP booster voltage	VSP	I _{VSP} =1mA	4.5	-	6.2	V
VSN booster voltage	VSN	I _{VSN} =-1mA	-6.2	-	-4.5	
VGH booster voltage	VGH	I _{vgh} =1mA	10	-	20	
VGL booster voltage	VGL	I _{vgl} =-1mA	-15	-	-7.5	
VGH and VGL difference	VGH-VGL	-	-	-	32	
Oscillator tolerance	OSC	25°C	-3	-	3	%
Source Driver						
Gamma reference voltage	VSPR	-	3.3	-	5.6	V
	VSNR	-	-5.6	-	-3.3	
Output voltage deviation	DVOS	VSSD+1.0 ~ VSPROUT-1.0	-	-	+/- 20	mV
		VSSD+0.1V ~ VSSD+1.0	-	-	+/- 50	mV
		VSPR-1.0 ~ VSPR-0.1V	-	-	+/- 50	mV
Output offset voltage	Voff	-	-	-	+/-50	mV

7.2.2 DSI DC Characteristics

LP Mode

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
Logic high level input voltage	V_{IHLPD}	LP-CD	450	-	1350	mV
Logic low level input voltage	V_{ILLPCD}	LP-CD	0	-	200	mV
Logic high level input voltage	V_{IHLPRX}	LP-RX(CLK, D0)	880	-	1350	mV
Logic low level input voltage	V_{ILLPRX}	LP-RX(CLK, D0)	0	-	550	mV
Logic low level input voltage	$V_{ILLPRXULP}$	LP-RX(CLK ULP mode)	0	-	300	mV
Logic high level output voltage	V_{OHLPTX}	LP-TX(D0)	1.1	-	1.3	V
Logic low level output voltage	V_{OLLPTX}	LP-TX(D0)	-50	-	50	mV
Logic high level input current	I_{IH}	LP-CD, LP-RX	-	-	10	μ A
Logic low level input current	I_{IL}	LP-CD, LP-RX	-10	-	-	μ A
Input pulse rejection	SGD	DSI-CLK+/-, DSI-D0+/-	-	-	300	Vps



Figure 7.1: Input glitch rejections of low-power receivers

High Speed Mode

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max.	
Input common mode	V_{CMCLK} V_{CMDATA}	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	70	-	330	mV
Input common mode variation <450 MHz	$V_{CMRCLKL}$ $V_{CMRDATAL}$	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-50	-	50	mV
Input common mode variation >450 MHz	$V_{CMRCLKM}$ $V_{CMRDATAM}$	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-	-	100	mV
Low-level differential Input threshold	V_{THLCLK} $V_{THLDATA}$	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-70	-	-	mV
High-level differential Input threshold	V_{THHCLK} $V_{THHDATA}$	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-	-	70	mV
Single ended input low voltage	V_{ILHS}	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-40	-	-	mV
Single ended input high voltage	V_{IHHS}	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-	-	460	mV
Differential input termination resistor	R_{TERM}	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	80	100	125	Ω
Single-ended threshold voltage for termination enable	V_{TERMEN}	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-	-	450	mV
Termination capacitor	C_{TERM}	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-	-	-	pF




Figure 7.2: Differential voltage range and Command mode voltage

7.3.2 DSI Interface Timing Characteristics

High Speed Mode




Figure 7.4: DSI clock timing Characteristics




Figure 7.5: Rising and falling time on clock and data channel

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, TA = -30 to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Double UI instantaneous	2xUINST	TBD	-	25	ns
	UI instantaneous	UINSTA UINSTB	TBD	-	12.5	ns
DP/DN	Data to clock setup time	T _{DS}	0.15xUI	-	-	ps
	Data to clock hold time	T _{DH}	0.15xUI	-	-	ps
DSI_CP/ DSI_CN	Differential rise time for clock	T _{DRTCLK}	150	-	0.3UI	ps
	Differential fall time for clock	T _{DFTCLK}	150	-	0.3UI	ps
DP/DN	Differential rise time for data	T _{DRTDATA}	150	-	0.3UI	ps
	Differential fall time for data	T _{DFTDATA}	150	-	0.3UI	ps

Low Power Mode




Figure 7.6: BTA from HOST to Display Module Timing





Figure 7.7: BTA from Display Module Timing to HOST

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, T_A = -30 to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11 Host → Display module	T _{LPXM}	50	-	-	ns
	Length of LP-00/LP01/LP10/LP11 Display module → Host	T _{LPXD}	50	-	-	ns
	Time-out before the MPU start driver	T _{TA-SURE}	T _{LPXD}	-	2xT _{LPXD}	ns
	Time to drive LP-00 by display module	T _{TA-GET}	5xT _{LPXD}	-	-	ns
	Time to drive LP-00 after turnaround request Host	T _{TA-GO}	4xT _{LPXD}	-	-	ns


Table 7.4: DSI Low Power Mode Characteristics

DSI BURSTS



Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11	T _{LPX}	50	-	-	ns
	Time to Driver LP-00 to prepare for HS transmission	T _{HS-PREPARE}	40+4UI	-	85+6UI	ns
	Time to enable data receiver line termination	T _{HS-TERM-EN}	-	-	35+4xUI	ns
	Time to drive LP-00 by display module	T _{TA-GET}	5xT _{LPXD}	-	-	ns
	Time to drive LP-00 after turnaround request Host	T _{TAGO}	4xT _{LPXD}	-	-	ns


Table 7.5: DSI Low Power Mode to High Speed Mode Timing



NOTE:
 If the last bit is HS-0, the transmitter changes from HS-0 to HS-1
 If the last bit is HS-1, the transmitter changes from HS-1 to HS-0

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Time-Out at Display Module to Ignore Transition Period of EoT	T _{HS-SKIP}	40	-	55+4xUI	ns
	Time to Driver LP-11 after HS Burst	T _{HS-EXIT}	100	-	-	ns

Table 7.6: DSI Low Power Mode to High Speed Mode Timing



Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Time that the MCU shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	TCLK-POST	60+52xUI	-	-	ns
	Time to drive HS differential state after last payload clock bit of a HS transmission burst	TCLK-TRAIL	60	-	-	ns
	Time to drive LP-11 after HS burst	T _{HS-EXIT}	100	-	-	ns
	Time to drive LP-00 to prepare for HS transmission	TCLK-PREPARE	38	-	95	ns
	Time-out at Clock Lane Display Module to enable HS Termination	TCLK-TERM-EN	-	-	38	ns
	Minimum lead HS-0 drive period before starting Clock	TCLK-PREPARE + TCLK-ZERO	300	-	-	ns
	Time that the HS clock shall be driven prior to any associated data Lane beginning the transition from LP to HS mode	TCLK-PRE	8xUI			

Table 7.7: Clock Lanes High Speed Mode to/from Low Power Mode Timing

7.3.3 Reset input timing




Figure 7.8: Reset input timing


Symbol	Parameter	Related Pins	Spec.			Note	Unit
			Min.	Typ.	Max.		
tRESW	Reset low pulse width ⁽¹⁾	NRESET	10	-	-	-	μs
tREST	Reset complete time ⁽²⁾	-	15	-	-	When reset applied during SLPIN mode	ms
		-	120	-	-	When reset applied during SLPOUT mode	ms

Table 7.8: Reset Input Timing

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the following table.

NRESET Pulse	Action
Shorter than 5 μs	Reset Rejected
Longer than 10 μs	Reset
Between 5 μs and 10 μs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which Maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for HW reset.
- (3) During Reset Complete Time, ID and VCOM value in OTP will be latched to internal register during this period. This loading is done every time when there is HW reset complete time (tREST) within 15ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown as below:



- (5) It is necessary to wait 15msec after releasing NRESET before sending commands. Also Sleep Out command cannot be sent for 120msec.

5.可靠性实验测试(Reliability Test Conditions And Methods)

序号	试验项目	试验条件及方法	试验设备	检验项目	检验工具														
1	高温高湿(静、动态)试验	温度 $60^{\circ}\text{C} \pm 3^{\circ}\text{C}$, 湿度 $90\% \pm 3\%$, 要求选择时间分别为 96 小时, 静、动态(产品点亮)在室温下恢复 2 小时后进行外观, 显示功能检查。	恒温恒湿试验机	检验外观、功能、抗腐蚀性	目视/测试架/客户样机/显微镜														
2	高、低温冲击试验	静态 -30°C (30 分钟) ∞ 80°C (30 分钟) ∞ -30°C (30 分钟), 24 个循环, 在室温下恢复 2 小时后进行外观, 显示功能检查。	冷热冲击试验机	检验外观、功能															
3	高温贮存试验	常温 $70^{\circ}\text{C} + 3^{\circ}\text{C}$ 、宽温 $80^{\circ}\text{C} + 3^{\circ}\text{C}$ 、96 小时后在室温状态下恢复 1 小时在 2 小时内完成外观、显示功能检查。	烤箱	检验外观、功能	目视/测试架/客户样机														
4	低温贮存试验	常温 $-20^{\circ}\text{C} + 3^{\circ}\text{C}$ 、宽温 $-30^{\circ}\text{C} + 3^{\circ}\text{C}$ 、条件的试验箱内保存 96 小时后在室温状态下恢复 1 小时, 在 2 小时完成外观、显示功能检查, 特别注意检查是否有漏液、断线、腐蚀、偏光片不良现象。	低温冰箱	检验外观、功能															
5	低温贮存试验(动态)	常温 $-20^{\circ}\text{C} + 3^{\circ}\text{C}$ 、宽温 $-30^{\circ}\text{C} + 3^{\circ}\text{C}$ 条件的试验箱内点亮刷屏, 过程中每 1 小时观察一次, 检查显示功能, 如: 异常, 卡机, 花屏等。特别注意检查是否有漏液、断线、腐蚀、偏光片不良现象。	低温冰箱	检验外观、功能	目视/测试架/客户样机														
6	包装模组跌落试验	<p>1、跌落重量及自由落体高度: (图二)</p>  <p>2、自由落体角度如下:</p> <table border="1" data-bbox="284 1545 662 1904"> <thead> <tr> <th>总重量</th> <th>自由落体高度</th> </tr> </thead> <tbody> <tr> <td>0-9kg</td> <td>92cm</td> </tr> <tr> <td>9-25kg</td> <td>76cm</td> </tr> <tr> <td>25-45kg</td> <td>53cm</td> </tr> <tr> <td>45-68kg</td> <td>46cm</td> </tr> <tr> <td>大于 68kg</td> <td>41cm</td> </tr> <tr> <td></td> <td></td> </tr> </tbody> </table> <p>1) 一角: A 角 2) 三菱: A-B, A-D, A-C 3) 六面: 面 1, 面 2, 面 3, 面 4, 面 5, 面 6;</p>	总重量	自由落体高度	0-9kg	92cm	9-25kg	76cm	25-45kg	53cm	45-68kg	46cm	大于 68kg	41cm			包装模组跌落架	测试电性能无异常、外观检验无破损, 无脱离现象	目视/测试架/客户样机
总重量	自由落体高度																		
0-9kg	92cm																		
9-25kg	76cm																		
25-45kg	53cm																		
45-68kg	46cm																		
大于 68kg	41cm																		

7	盐雾试验	标准条件:中性盐雾试验(NSS试验):5%的氯化钠盐水溶液,溶液PH值中性(6.5~7.2),试验温度 $35\pm 2^{\circ}\text{C}$,盐雾的沉降率在 $1\sim 2\text{ml}/80\text{cm}^2.\text{h}$ 之间,时间24h。2.其它特殊要求条件:醋酸盐雾试验(ASS试验):5%氯化钠溶液中配入冰醋酸,溶液PH值为3左右,试验温度 $35\pm 2^{\circ}\text{C}$,盐雾的沉降率在 $1\sim 2\text{ml}/80\text{cm}^2.\text{h}$ 之间,时间24h。	盐雾试验设备	检验外观、功能,盐雾试验结果的判定方法,腐蚀物出现判定法:定性判定,试验后功能测试应OK,外观观察产品无腐蚀现象产生。	目视/测试架/客户样机/显微镜
8	ESD 抗静电试验	测试架测试状态下试验:接触4KV,非接触(空气)8KV放电测试	抗静电枪 (尖头接触放电,圆头空气放电)	检验外观、功能	目视/测试架

6. 光电参数 (Optical Characteristics)

3.0 OPTICAL SPECIFICATIONS

3.1 Overview

The test of Optical specifications shall be measured in a dark room (ambient luminance ≤ 1 lux and temperature = $25 \pm 2^\circ\text{C}$) with the equipment of Luminance meter system (Topcon SR-UL1R and Westar TRD-100A) and test unit shall be located at an approximate distance 50cm from the LCD surface at a viewing angle of θ and Φ equal to 0° . The center of the measuring spot on the Display surface shall stay fixed.

The backlight should be operating for 30 minutes prior to measurement.

Measurement condition:

1. Backlight: 1 BEF(0°) LED: 硅酸盐 LED
2. Pol: SLP_ADS 消费类_No APF Up+HC/ Down+Clear

3.2 Optical Specifications

Parameter		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Viewing Angle	Horizontal	θ_3	CR > 10	80	85		$^\circ$	Note 1
		θ_9		80	85		$^\circ$	
	Vertical	θ_{12}		80	85		$^\circ$	
		θ_6		80	85		$^\circ$	
Contrast Ratio		CR	$\theta = 0^\circ$	800	1000			Note 2
Transmittance		T(%)	$\theta = 0^\circ$	2.7	3.2			Note 3
NTSC		%	$\theta = 0^\circ$	65	69			
Reproduction Of color	Red	Rx	$\theta = 0^\circ$	0.640	0.655	0.670		Note 4 *Color filter Glass W OC
		Ry		0.312	0.327	0.342		
	Green	Gx		0.269	0.284	0.299		
		Gy		0.579	0.594	0.609		
	Blue	Bx		0.123	0.138	0.153		
		By		0.096	0.111	0.126		
White		Wx	$\theta = 0^\circ$	0.285	0.300	0.315		
		Wy		0.311	0.326	0.341		
Response Time		Tr+Tf	$\theta = 0^\circ$		30	35	ms	Note 5

Note:

1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface (see FIG.1).
2. Contrast measurements shall be made at viewing angle of $\theta = 0^\circ$ and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (See FIG. 1) Luminance Contrast Ratio (CR) is defined mathematically.

$$CR = \frac{\text{Luminance when displaying a white raster}}{\text{Luminance when displaying a black raster}}$$

3. Transmittance is the value without APF Pol.

4. The color chromaticity coordinates specified in Table1 shall be calculated from The spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the C/F. Measurement condition is C - light source & Halogen Lamp
5. The electro-optical response time measurements shall be made as FIG.2 by switching the "data" input signal ON and OFF. The times needed for the luminance to change from 10% to 90% is T_r , and 90% to 10% is T_f .

Figure 1. Measurement Set Up








Figure 2. Response Time Testing



7. 检验标准 (Inspection standard)

项目	不良定义	不良现象	判定标准		检验方法		
9.3.1	外观尺寸	与图纸尺寸不相符	NG		卡尺		
9.3.2	功能	显示少线	NG		目视		
		无显示	NG		目视		
		显示异常	NG		目视	主	
		TP 功能不良, 无触摸	NG		目视/用手触摸	主	
9.3.3	点亮产品可见 及在 LCD 或 T/P 上有擦拭 不掉的点状物	偏光片刺伤、脏点、 圆形物、黑点 	LCM/总成 > 2.4 寸——6.0 寸		目视(用 菲淋卡比 对)	次	
			$\Phi \leq 0.10\text{mm}$	1、10mm 间距 内只允许 3 个 2、显示区只 允许 10 个 点, 超过以 上任意一项 则 NG			
			$0.1\text{mm} < \Phi \leq 0.15\text{mm}$	4 (TP、屏各 允许 2 个)			
			$0.15\text{mm} < \Phi \leq 0.2\text{mm}$	2 (TP、屏各 允许 1 个)			
			$\Phi > 0.2\text{mm}$	NG			
9.3.4	点亮产品可见 及在 LCD 或 T/P 上有擦拭 不掉的线状物 /刮伤		LCM/总成 0.95 寸——6.0 寸		目视(用 菲淋卡比 对)	次	
			长(L)	宽(W)			允许个数
			$\leq 1\text{mm}$	$\leq 0.03\text{mm}$			2
			$\leq 2\text{mm}$	$0.03 < W \leq 0.05\text{mm}$			1
			$> 2\text{mm}$	$> 0.05\text{mm}$			NG
两条线毛之间必须距离 5mm 以上 (0.95 寸—3.0 寸). 两条线毛之间必须距离 10mm 以上 (3.1 寸—6.0 寸).							
9.3.5	偏光片气泡	$\Phi = (X+Y) / 2$ 	尺寸	允许个数	在日光台 灯下撕起 保护膜, 距待测物 30cm 目视	次	
			1、 $\Phi \leq 0.1\text{mm}$ 2、不超过边框 1/3	不计 (密集不 可)			
			$0.10 < \Phi \leq 0.2\text{mm}$	1			

			$\Phi > 0.2\text{mm}$	NG		
			0.95 寸-2.4 寸气泡间距大于 5mm 以上 >2.4 寸-6.0 寸气泡间距大于 10mm 以上			
9.3.6	T/P 及偏光片 凹凸点	T/P:LCD 偏光片上有凹 凸点	可视区有水纹（擦拭不掉）拒 收 未进入可视区允收，客户装机 后不见允收		在同一视 角下用样 品比对	次
9.3.7	<u>Mura</u>	边框四周或任一侧的色 差、较画面深、区域云状 不均、固定位置之图形凹 陷状、封口部分较画面深 的半圆形、一圈圈均匀的 色差、线状 mura、黑画 面可见因 spacer 聚集产 生的 mura、均匀的实斜 线、区域性斜线、Driver IC 与 TFT 匹配问题等原 因的 mura	1.判定示画面为 128 灰阶画面， 用 ND filter 盖住 mura 位置进行 判定。 2、ND1.3（ND5%可遮盖不见） 3、双方若有签 限度样品，优先 限度样品。		ND filter, 128 灰阶画 面	次